Skip to content

A low-power clock gating cell optimized for low-voltage operation in a 45-nm technology.

Martin Saint-Laurent, Animesh Datta

VenueAISLPED
Year2010
ProceedingsISLPED

Browse the full ISLPED paper archive.