Impact of back gate biasing schemes on energy and robustness of ULV logic in 28nm UTBB FDSOI technology.

Guerric de Streel, David Bol

Browse the full ISLPED paper archive.