Process variation aware data management for STT-RAM cache design.

Zhenyu Sun, Xiuyuan Bi, Hai Li

Browse the full ISLPED paper archive.