Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring.

Tianhao Zheng, Jaeyoung Park, Michael Orshansky, Mattan Erez

Browse the full ISLPED paper archive.