Optimized VLSI Circuit Partitioning and Testing Using ACO and BIST Architectures.

M. R. Ezilarasan, D. Preethi, Man-Fai Leung, Hangjun Che, Xiangguang Dai

Browse the full ISNN paper archive.