Error-Correcting Codes for Concurrent Error Correction in Bit-Parallel Systolic and Scalable Multipliers for Shifted Dual Basis of GF(2

Chiou-Yng Lee

Browse the full ISPA paper archive.