Memory access pattern-aware DRAM performance model for multi-core systems.

Hyojin Choi, Jongbok Lee, Wonyong Sung

Browse the full ISPASS paper archive.