A circuit-architecture co-optimization framework for evaluating emerging memory hierarchies.

Xiangyu Dong, Norman P. Jouppi, Yuan Xie

Browse the full ISPASS paper archive.