Mechanistic-empirical processor performance modeling for constructing CPI stacks on real hardware.

Stijn Eyerman, Kenneth Hoste, Lieven Eeckhout

Browse the full ISPASS paper archive.