Quantifying instruction-level parallelism limits on an EPIC architecture.

Hsien-Hsin S. Lee, Youfeng Wu, Gary S. Tyson

Browse the full ISPASS paper archive.