Exploiting FPGAs for technology-aware system-level evaluation of multi-core architectures.

Simone Secchi, Paolo Meloni, Luigi Raffo

Browse the full ISPASS paper archive.