Skip to content

Parallelizing Synthesis from Temporal Logic Specifications by Identifying Equicontrollable States.

Sumanth Dathathri, Ioannis Filippidis, Richard M. Murray

VenueCISRR
Year2017
ProceedingsISRR

Browse the full ISRR paper archive.