An algorithmic approach to optimizing fault coverage for BIST logic synthesis.

Srinivas Devadas, Kurt Keutzer

Browse the full ITC paper archive.