Skip to content

An Open Architecture for Semiconductor Test: Enablers and Challenges.

Mark Jagiela

VenueAITC
Year2002
ProceedingsITC

Browse the full ITC paper archive.