Skip to content

On modeling faults in FinFET logic circuits.

Yuxi Liu, Qiang Xu

VenueAITC
Year2012
ProceedingsITC

Browse the full ITC paper archive.