An ATE architecture for implementing very high efficiency concurrent testing.

Takahiro Nakajima, Takeshi Yaguchi, Hajime Sugimura

Browse the full ITC paper archive.