Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ITC
/
Paper
PROTEUS : A Logic Verification System for Combinational Circuits.
Alberto L. Sangiovanni-Vincentelli
,
Ruey-Sing Wei
Venue
A
ITC
Year
1986
Proceedings
ITC
DBLP record
conf/itc/Sangiovanni-VincentelliW86 ↗
Browse the full
ITC paper archive
.