Methodology for and Results from the Use of a Hardware Logic Simulation Engine for Fault Simulation.

Leslie Turner Smith, Roy R. Rezac

Browse the full ITC paper archive.