Register Transfer Level Approach to Hybrid Time and Hardware Redundancy Based Fault Secure Datapath Synthesis.

Kaijie Wu, Ramesh Karri

Browse the full ITC paper archive.