A platform for visualizing digital circuit synthesis with VHDL.

Abdulhadi Shoufan, Zheng Lu, Guido Rling

Browse the full ITiCSE paper archive.