Hardware acceleration of logic simulation using a data flow microarchitecture.

Gary Catlin, Bill Paseman

Browse the full MICRO paper archive.