A high-speed dynamic instruction scheduling scheme for superscalar processors.

Masahiro Goshima, Kengo Nishino, Toshiaki Kitamura, Yasuhiko Nakashima, Shinji Tomita, Shin-ichiro Mori

Browse the full MICRO paper archive.