The selection of optimal cache lines for microprocessor-based controllers.

Tsang-Ling Sheu, Yuan-Bao Shieh, Woei Lin

Browse the full MICRO paper archive.