System architecture synthesis for performability by logic solvers.

Mt Fldik, Kristf Marussy, Dniel Varr, Istvn Majzik

Browse the full MODELS paper archive.