Design and Evaluation of a Novel Real-Shared Cache Module for High Performance Parallel Processor Chip.

Zhe Liu, JeoungChill Shim, Hiroyuki Kurino, Mitsumasa Koyanagi

Browse the full PDCAT paper archive.