Reducing the Latency of L2 Misses in Shared-Memory Multiprocessors through On-Chip Directory Integration.

Manuel E. Acacio, Jos Gonzlez, Jos M. Garca, Jos Duato

Browse the full PDP paper archive.