An efficient compilation of coarse-grained reconfigurable architectures utilizing pre-optimized sub-graph mappings.

Ayaka Ohwada, Takuya Kojima, Hideharu Amano

Browse the full PDP paper archive.