A Parallel Prefix Circuit with Minimum Layout Cost.

Yen-Chun Lin, Cheng-Hsien Chuang

Browse the full PDPTA paper archive.