A Parallel Multistage Metaheuristic Algorithm for VLSI Floorplanning.

Takayoshi Shimazu, Shin'ichi Wakabayashi, Shinobu Nagayama

Browse the full PDPTA paper archive.