ASET: A Formal Model for System Emulation and Verification.
Swapan Bhattacharyya, Joydeep Bhattacharyya, Adrish Ray Chaudhuri
VenueCRSP
Year2004
ProceedingsIEEE International Workshop on Rapid System Prototyping
DBLP recordconf/rsp/BhattacharyyaBC04 ↗
Browse the full RSP paper archive.