FLYSIG: Dataflow Oriented Delay-Insensitive Processor for Rapid Prototyping of Signal Processing.
Wolfram Hardt, Bernd Kleinjohann
VenueCRSP
Year1998
ProceedingsInternational Workshop on Rapid System Prototyping
DBLP recordconf/rsp/HardtK98 ↗
Browse the full RSP paper archive.