Modeling, Design, Virtual and Physical Prototyping, Testing, and Verification of a Multifunctional Processor Queue for a Single-Chip Multiprocessor Architecture.

J. Robert Heath, Andrew Tan

Browse the full RSP paper archive.