A process infrastructure for architecture analysis and embedded processor development to support a technology insertion process.
VenueCRSP
Year1997
ProceedingsIEEE International Workshop on Rapid System Prototyping
DBLP recordconf/rsp/Hilger97 ↗
Browse the full RSP paper archive.