A Flexible High Throughput FPGA Based Prototype Platform for RW Channel Development.
Bhasker Jakka, Dillip Dash, Caner Yalcin, Ly Dang, Omar Mire, Aldo Cometti
VenueCRSP
Year2009
ProceedingsIEEE International Workshop on Rapid System Prototyping
DBLP recordconf/rsp/JakkaDYDMC09 ↗
Browse the full RSP paper archive.