Transforming VHDL descriptions into formal component-based models.

Ayoub Nouri, Rahma Ben Atitallah, Anca Molnos, Christian Fabre, Frdric Heitzmann, Olivier Debicki

Browse the full RSP paper archive.