Validation of Link Layer Synthesizable Core - A Prototyping Case Study.
VenueCRSP
Year2000
ProceedingsIEEE International Workshop on Rapid System Prototyping
DBLP recordconf/rsp/Prasad00 ↗
Browse the full RSP paper archive.
Browse the full RSP paper archive.