A Case for Second-Level Software Cache Coherency on Many-Core Accelerators.

Arthur Vians, Frdric Ptrot, Frdric Rousseau

Browse the full RSP paper archive.