An FPGA-based multi-core approach for pipelining computing stages.

Ali Azarian, Joo M. P. Cardoso, Stephan Werner, Jrgen Becker

Browse the full SAC paper archive.