Balanced loop retiming to effectively architect STT-RAM-based hybrid cache for VLIW processors.

Keni Qiu, Weigong Zhang, Xiaoqiang Wu, Xiaoyan Zhu, Jing Wang, Yuanchao Xu, Chun Jason Xue

Browse the full SAC paper archive.