Modeling shared cache and bus in multi-cores for timing analysis.

Sudipta Chattopadhyay, Abhik Roychoudhury, Tulika Mitra

Browse the full SCOPES paper archive.