Test Generation and Site of Fault for Combinational Circuits Using Logic Petri Nets.

Jui-I Tsai, Ching-Cheng Teng, Ching-Hung Lee

Browse the full SMC paper archive.