Efficient Bit-Level Model Reductions for Automated Hardware Verification.

Sergey Tverdyshev, Eyad Alkassar

Browse the full TIME paper archive.