Exposing floating gate defects in analogue CMOS circuits by power supply voltage control testing technique.

Abu Khari bin A'Ain, A. H. Bratt, A. P. Dorey

Browse the full VLSID paper archive.