Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Concurrent Optimization of Technology and Design for Nano CMOS.
Ajith Amerasekera
Venue
National
VLSID
Year
2007
Proceedings
VLSI Design
DBLP record
conf/vlsid/Amerasekera07 ↗
Browse the full
VLSID paper archive
.