An Efficient Hybrid Heuristic for the Gate Matrix Layout Problem in VLSI Design.

Tanuj Bagchi, Sajal K. Das

Browse the full VLSID paper archive.