Skip to content

Deterministic Low-Latency Data Transfer across Non-Integral Ratio Clock Domains.

Suresh Balasubramanian, Narayanan Natarajan, Olivier Franza, Chris Gianos

Year2006
ProceedingsVLSI Design

Browse the full VLSID paper archive.