Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
An Improved Cost Heuristic for Transistor Sizing.
Cyrus Bamji
,
Manjit Borah
Venue
National
VLSID
Year
1998
Proceedings
VLSI Design
DBLP record
conf/vlsid/BamjiB98 ↗
Browse the full
VLSID paper archive
.