A Method for Synthesizing Area Efficient Multilevel PTL Circuits.

Subir Bandyopadhyay, Arunita Jaekel, Graham A. Jullien

Browse the full VLSID paper archive.