Minimizing Power and Skew in VLSI-SoC Clocking with Pulsed Resonance Driven De-skewing Latches.

Ignatius Bezzam, Shoba Krishnan

Browse the full VLSID paper archive.