Current Collapse Reduction Technique Using N-Doped Buffer Layer into the Bulk Region of a Gate Injection Transistor.

Koushik Bharadwaj, Ashok Ray, Sushanta Bordoloi, Gaurav Trivedi

Browse the full VLSID paper archive.